Advances in the Standards & Applied Sciences

Advances in the Standards & Applied Sciences

A Packet Truncation Mechanism in an Approximate Network on Chip

Document Type : Original Article

Authors
Sina yousefisadr 1
Masoumeh Momeni 2
1 Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran
2 School of Electrical Engineering Iran University of Science and Technology, Tehran, Iran
10.22034/asas.2023.412533.1034
Abstract
Abstract— Network-on-Chips (NoCs) as a standard interconnection impose high latency and excessive power consumption in many-core systems. Emerging data-intensive applications possess a high volume of data movement across the network which deteriorates the network congestion condition. These applications have an intrinsic feature, namely error tolerance, which presents a new communication paradigm. We employ a differential-based approximate method for packet transmission to reduce the packet size on the network. General NoC architectures have a large enough flit channel so that the packet header includes many free bits. As we reduce the packet size by transmitting the difference data on the network, we can accommodate the additional parts of the header to store the difference data that must be transmitted. This approach in data storage and transmission optimizes the packet size, which reduces the network congestion by using the idle space of head flit and employing approximate-based data transmission. We apply this method in 3D NoC due to its low latency architecture. Therefore, we could alleviate 3D NoC thermal challenges. The simulation results show that our approximate-based NoC architecture decreases the latency and dynamic power consumption by 37% and 42% in comparison to traditional 3D NoC, respectively.
Keywords
Packet difference transmission
Multi-layer NoCs
Network congestion
Approximation
Subjects
[1]          K. Manna, and J Mathew, Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures.  Springer Nature, 2020.
[2]          T.S.Das, P.Ghosal, and N.Chatterjee, “VCS: a method of in-order packet delivery for adaptive NoC routing,” Nano Communication Networks, 28, p.100333, 2021.
[3]          S.Mittal, “A survey of techniques for approximate computing,” ACM Computing Surveys, 2016.
[4]          Q. Xu, T. Mytkowicz, and N. Sung Kim, “Approximate computing,” A survey: IEEE Design & Test, Vol 33, No. 1, pp. 8-22, 2016.
[5]          Filipe Betzel et al., “Approximate Communication: Techniques for Reducing Communication Bottlenecks in Large-Scale Parallel Systems”, ACM Computing Survey, 2018.
[6]          Rahul Boyapati, et al., “APPROX-NOC: A Data Approximation Framework for Network-On-Chip Architectures”, ISCA Conference, pp. 666–677, 2017.
[7]          Y. Chen, M. F. Reza, and A. Louri, “DEC-NOC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs”, ICCD Conference, pp. 480–487, 2018.
[8]          L. Wang, X. Wang, and Y. Wang, “ABDTR: Approximation-Based Dynamic Traffic Regulation for Networks-on-Chip Systems”, ICCD Conference, pp. 153– 160, 2017.
[9]          A.S.Kumar, and B.Naresh Kumar Reddy, “An Efficient Real-Time Embedded Application Mapping for NoC Based Multiprocessor System on Chip,” Wireless Personal Communications, 128(4), pp.2937-2952, 2023.
[10]        T.Pullaiah, K.Manjunathachari, and B.L.Malleswari, “B-NIS: Performance analysis of an efficient data compression technique for on-chip communication network,” Integration, 89, pp.83-93, 2023.
[11]        M.Trik, et.al “A new adaptive selection strategy for reducing latency in networks on chip,” Integration, 89, pp.9-24, 2023. M. Elahi, et.al, “LTD-Router: Low Latency Traffic Distributed FPGA Based Router Architecture Using Dedicated Paths,” ICEE Conference, May 2018.
[12]        M. Nezarat, H.S. Shahhoseini, M. Momeni, "Thermal-Aware Routing Algorithm in Partially Connected 3D NoC with Dynamic Availability for Elevators”, Journal of Ambient Intelligence and Humanized Computing, pp. 10731-10744, 2023.
[13]        Y. Chen, M. F. Reza, and A. Louri, “DEC-NOC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs”, ICCD Conference, pp. 480–487, 2018.
[14]        A. B. Ahmed, et al., “AxNoC: Low-power Approximate Network-on- Chips using Critical-Path Isolation”, NOCS’18, 2018.
[15]        V. Y. Raparti and S. Pasricha. Dapper, “Data aware approximate noc for gpgpu architectures”, IEEE/ACM Int’l Symp on NOCS, pp. 1–8, 2018.
[16]        N. Binkert, et al., “The Gem5 Simulator”, SIGARCH Comput. Archit. News, pp. 1–7, 2011.
[17]        N. Agarwal, et al., “GARNET: A detailed on-chip network model inside a full-system simulator”, ISPASS. 33–42, 2009.
[18]        C. Sun, et al., “DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling”, NOCS, pp. 201–210, 2012.
[19]        C. Bienia, et al., “The parsec benchmark suite: Characterization and architectural implications”, PACT, 2008.
Advances in the Standards & Applied Sciences
Volume 1, Issue 4
Summer 2023
Pages 31-35